Design of RF Low Noise Amplifier at 2GHz in 0.18μm Technology by Minaxi Dassi & Rajnish Sharma
107
Journal on Today’s Ideas – 
Tomorrow’s Technologies, 




Design of RF Low Noise Amplifier at 2GHz in 
0.18µm Technology
MINaxI DassI*, RaJNIsh shaRMa
Department of Electronics and Communication, Chitkara University, himachal Pradesh, 
India
*Email: minaxidassi@chitkarauniversity.edu.in
Received: august 21, 2014| Revised: september 30, 2014| accepted: November 17, 2014
Published online: December 30, 2014 
The author(s) 2014. This article is published with open access at www.chitkara.edu.in/publications
Abstract: a 2Ghz Low Noise amplifier (LNa) has been implemented in 
Cadence spectre RF tool on UMC 0.18µm technology and is designed using 
a modified Cascode topology to work under reduced power supply. The input 
and output matching network is matched to 50Ω. after simulation it is found 
that at resonance frequency of 2Ghz, the forward gain is 18.22dB and reverse 
isolation is -40.86dB.
Keywords: RF circuit design, Low Noise amplifier, 0.18µm technology.
1. INTRoDucTIoN
The semiconductor industry has transformed the complete system on a single 
chip with the increase in growth of wireless and telecom applications. Wireless 
systems comprise of a front-end and a back-end section. The front-end section 
processes analog signals in the high radio frequency (RF) range from 100 Khz 
to 100 Ghz while the back-end section processes analog and digital signals in 
the baseband low frequency range below 1 Ghz.
RF circuits must be able to process analog signals available at high 
frequencies. The signal must be treated as analog even if it is digital modulation. 
Design of such circuits are having some trade-offs that can be summarized in 
the “RF design hexagon” [1] shown in Figure 1, where almost any two of six 
parameters trade with each other to some extent. 
The radio frequency signal received at the antenna is weak. Therefore, an 
amplifier with a high gain and good noise performance is needed to amplify 
this signal. such an amplifier is referred to as a Low Noise amplifier (LNa) 




total noise performance of the receiver depends on the Gain and Noise Figure 
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In the above equations, Gain stands for the power gain of the particular block 
and stage1, stage2, stage3 are the cascade blocks of the receiver from the 
antenna to the demodulator. since the LNa forms the first major stage of the 
receiver therefore, as evident from equation (1), its gain and noise performance 
contributes significantly towards the total noise performance of the receiver. 
The general topology of the LNa can be broken down into the three stages: 
Input Matching Network, the amplifier and the Output Matching Network. 
The performance of these blocks is characterized by the s-parameters s11, 
s12, s21 and s22. 
2. Low NoIsE AmpLIFIER
LNa is the first stage in the receiver design and is used to boost up the strength 
of the weak information signal of the desired frequency. The information signal 
suffers due to various types of noise which results in very small signal to noise 
ratio. since, the operating frequency of LNa is in RF frequency band, the circuit 
should be as simple as possible, especially for the RF path. Otherwise, the circuit 
noise becomes too high. Moreover, if the circuit is too complicated, the parasitic 
effects may distort the amplified signal. hence, there are several fundamental 
Figure 1: RF design hexagon.
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LNa topologies for single ended narrow band low power low voltage design, 
such as resistive termination common source, common gate, shunt series. The 
advantages and disadvantages of different kinds of LNa topologies are shown 
in Table 1.
Table 1: advantages and disadvantages of LNa topologies.
















is practical to get 
50 Ω.
The impedance 














The source and 
gate inductors 
make the input 
impendence 50 Ω. 
Not adding noise 
from the input
The inductor is 








Isolation of input 
and output is good, 
higher gain, lower 
noise figure.
The inductor is 





Out of the several topologies for narrow band single ended LNa design, 
an appropriate topology should be selected for low power and low voltage 
optimized LNa design. 
3. cIRcuIT DEscRIpTIoN
The complete schematic of single ended LNa employing inductive source 
degeneration (inductor L
s
 connected to the source of transistor M
1
) is 
shown in Figure 2.The advantage of this method is that the input impedance 
(real part) can be controlled through the choice of inductance. Cascoding 
transistor M
2
 is used as a voltage buffer to reduce the interaction of the tuned 
output with the tuned input. Coupling capacitance C
0 
is used to couple 
the RF input to the gate of the amplifier. Transistor M
3
 is the biasing 
transistor and forms a current mirror with transistor M
1
. To minimize the 
power overhead of the bias circuit the width of M
3
 is kept a small fraction 
of the width of M
1.
 To maximize the output power transfer and gain at 
resonance frequency output inductor, L
d
 resonates with output load. 
The width of the Cascoded transistor must be sized to trade-off common 
source  gain  reduction  and  increase  of  parasitic  source  capacitance 
of  M
2 
(both  are consequence of a wider M
2





 Miller effect. R
bias
 is large enough so that 
its equivalent current noise is small enough to be ignored. The resonant 
frequency is set using Lg.
The design procedure followed for the design of single-ended LNa is 
Power optimization based [3][4].
Figure 2: single Ended Low Noise amplifier.
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1. Input impedance: The input impedance of the inductively degenerated 
Cascode LNa is given by [3]
 Z s L L s g L /Cin g s Cgs m3 s gs= + + +( ) / ( ) *1  (3)
 ωT = g Cm3 gs/  (4)
 so Z s L L s Lin g s Cgs s, ( ) / ( ) *= + + +1 ωT  (5)
 at resonance, impedance is purely real resistive and proportional to 
 Z L g L Cin s m3 s gs= = =ωT * * / 50Ω  (6)
2. Find the optimum device width: The optimal value of Q in case of power 
optimization technique is[3]






























 The equation for the device width is
 W





3. Find  (Gate-source capacitance):We know that
 C total C W L C W Lgs ox ox D= +
2
3
* * * *  (9)




















 ωT = g CM1 gs1/  (11)
























7. Starting value of Degeneration Inductor L
s
: The value of this inductor is 
fairly arbitrary but is ultimately limited on the maximum size of inductance 
allowed by the technology, which is typically about 10nH.
 Z Lin T s=ω *  (13)
 L Zs in T= / ω  (14)


















10. Width of transistors: Size of M
3
 is chosen to minimize power consumption. 
So M
3




, So that they can have shared drain 
area. It can reduce the impedance looking into gate and drain of M
1
 
degrading the input  match and noise performance, so both transistors 
sizes are to made equal. Transistor M
2
 is used to reduce the miller effect. 
11. Value of bias resistor: R
bias 
must be large enough so that its equivalent 
current noise can be neglected. R
bias
= 2KΩ
12. Calculation of power dissipation (P
d
):We know,
 P V Id dd d= *  (17)
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The various simulation iterations are performed on the proposed LNa circuit 
to meet design requirements. after the simulation of the single-ended LNa 
at 2Ghz frequency obtained results in terms of s parameters are shown in 
the below figures. The input return loss value or input reflection coefficient 
can be expressed in terms of s
11
 is -12.21dB as shown in Fig. 4. similarly 
(transmission) reverse gain s
12
 parameter is-40.86 dB as shown in Fig. 5 and 
Figure 4: Plot for s
11
 parameter of single ended LNa.
Figure 5: Plot for s
12
 parameter of single ended LNa.
Fig. 6 show the s
21
 parameter is 18.22dB i.e. the power gain at 2Ghz frequency.
Fig. 7 show the s
22 
parameter is -12.21 dB.
The simulation results of single-ended LNa achieved at the typical process 




Figure 6: Plot for s
21
 parameter of single ended LNa.
Figure 7: Plot for s
22
 parameter of single ended LNa.
Table 2: simulation Results (s-Parameters).
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a low noise amplifier is designed and simulated using CaDENCE sPECTRE 
tool in 0.18µm technology. It is found that the value of s
11 
parameter is -8.032 
dB, s
12 
parameter is -40.86 dB, s
21
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